

Regulated Cascode based Frontend ASIC "Anusparsh-II" for glass Resistive Plate Chamber (RPC) readout in the ICAL detector

V.B. Chandratre, Menka Sukhwani, Veena Salodia, Megha Thomas

Bhabha Atomic Research Centre, Trombay, Mumbai, 400 085

Sonal Dhuldhaj, N.K.Mondal, B.Satyanarayana*, R.R.Shinde

Tata Institute of Fundamental Research, Colaba, Mumbai, 400 005

The ICAL detector will use glass Resistive Plate Chambers (RPCs) operating in the avalanche mode. As the detector requires readout of about 3.6 million signals, a multichannel, low power solution is desirable. A low power, fast frontend ASIC "Anusparsh" is designed successfully in $0.35\mu\text{m}$ mixed CMOS process using regulated cascode trans-impedance topology for the first time for readout of RPCs. A sub-nanosecond timing accuracy is required for precision leading time measurement, which is used for determining the directionality of muons in the ICAL experiment. The frontend ASIC is designed with very fast rise time for processing the RPC detector's pickup strip signals.

The "Anusparsh" ASIC is an eight channel differential input frontend readout ASIC, each channel comprising of a regulated cascode preamplifier, two stages of differential amplifiers with common mode feedback followed by a fast discriminator with LVDS outputs. The input stage is a regulated cascode (RGC) trans-impedance pre-amplifier that is coupled to the RPC detector pickups of characteristic impedance of 50Ω , exhibiting nearly matching impedance over a wide frequency range. The simulated S_{11} parameter at the pre-amplifier input is less than -11dB up to 1GHz for source impedance of 50Ω . The signals from all the eight channels are multiplexed to a common analog output buffer to monitor the detector pulse profile. The analog buffer is designed to drive $50\Omega \parallel 10\text{pF}$ load, maintaining the amplifier's sub-nanosecond response. The ASIC provides maximum trans-impedance gain of $7\text{ mV}/\mu\text{A}$ and consumes $50\text{ mW}/\text{channel}$ power using 3.3V supply. It can also be operated in the low power mode consuming $38\text{mW}/\text{channel}$ by disabling the output buffer. The ASIC has an input referred noise spectral density of $145\text{ pA}/\sqrt{\text{Hz}}$.

This paper describes the design approach for development of the frontend ASIC in order to meet the stringent specifications of gain, timing, drive, swing and power consumption. Preliminary results on the chip validation and performance studies on the ICAL RPC detector will also be presented.

Corresponding author: B.Satyanarayana (bsn@tifr.res.in)