CAMAC TRIGGER GENERATOR for INO, INO_CTG

Contents:

Specifications

User manual

Test setup and observations

Application note

Technical reference manual
The CAMAC Trigger Generator, INO_CTG has been designed to generate final trigger based on Predefined Coincidence Criterion on a large number of input signals from the prototype Neutrino detector. Additionally it has SCALARS for the FINAL_TRIGGER and for a number of intermediate coincidence logic signals. The SCALARS can be read on CAMAC. The valid signals are latched with final trigger and can also be read on CAMAC. Inputs can be individually deselected from taking part in the trigger generation.

It has been implemented as a two width CAMAC module and most of the logic has been implemented in Altera 10K50 field programmable gate array device.

![Block Schematic of the INO_CTG](image)

This module accepts first level trigger information derived from the individual layers of the detectors, namely in terms of one, two, three and four fold signals. Further COINCIDENCE LOGIC is implemented in the INO_CTG module. There are a total of 112 signals coming on LVDS lines to the CAMAC module.

Trigger signals generated from the detector assembly:

- **Input** - One, two, three and four fold signals each for 14 X and 14 Y layers
  - Total $28 \times 4 = 112$ from Level 1

- **Signals** - Low Voltage Differential Signaling (LVDS) with 400mV differential signals
**Connectors** - 4x60 pin FRC standard connectors with 0.1” pitch
28 signals on each connector
Inputs to be connected on twisted pair flat cable.

**Output** -

**LTO** - Logic trigger out, fanout of 1 as NIM output

**FTO** - Final trigger out = LTO & not LAM
fanout of 3 as NIM output

**LTO & FTO** width in multiples of 50 ns (1 to 7 clocks, default 50 ns)

**LAM** – CAMAC Look At Me generated with FTO

**Multiplicity Register** – All 112 inputs latched on FTO, to be read on CAMAC

**Scalers** – Eight scalers on intermediate triggers, one on LAM width
CAMAC TRIGGER GENERATOR for INO, INO_CMG
User_manual

This module has been implemented as a two width CAMAC module and most of the logic has been implemented in Altera 10K50 field programmable gate array device. Low Voltage Differential Signaling (LVDS) has been used as input interface signal standard. Output signals are generated as NIM logic level. It has been designed to generate final trigger based on Predefined Coincidence Criterion on a large number of input signals from the prototype Neutrino detector. Additionally it has SCALARS for the FINAL_TRIGGER and for a number of intermediate coincidence logic signals. The SCALARS can be read on CAMAC. The valid signals are latched with final trigger and can also be read on CAMAC. Inputs can be individually deselected from taking part in the trigger generation.

The individual blocks of the module are described in details.

Trigger Logic:

The primary functionality of the module is to generate a trigger based on pre-defined trigger pattern on 112 inputs. It can be described with the help of a block diagram as follows:

One fold coincidence logic block

One fold Inputs, 14X → Scaler_TO_F1X

One fold coincidence logic block

One fold Inputs, 14Y → Scaler_TO_F1X
Two Fold Coincidence Logic Block

Two Fold Inputs, 14X → SCALAR_TO_F2X

Two Fold Inputs, 14Y → SCALAR_TO_F2Y

Three Fold Coincidence Logic Block

Three Fold Inputs, 14X → SCALAR_TO_F3X

Three Fold Inputs, 14Y → SCALAR_TO_F3Y
Trigger Logic in Boolean equations:

\[
\begin{align*}
\text{TO}_F1X & = F1LX1 & F1LX2 & F1LX3 & F1LX4 & F1LX5 \\
& + F1LX2 & F1LX3 & F1LX4 & F1LX5 & F1LX6 \\
& + F1LX3 & F1LX4 & F1LX5 & F1LX6 & F1LX7 \\
& \vdots \\
& \vdots \\
& + F1LX10 & F1LX11 & F1LX12 & F1LX13 & F1LX14 \\
\text{TO}_F1Y & = F1LY1 & F1LY2 & F1LY3 & F1LY4 & F1LY5 \\
& + F1LY2 & F1LY3 & F1LY4 & F1LY5 & F1LY6 \\
& + F1LY3 & F1LY4 & F1LY5 & F1LY6 & F1LY7 \\
& \vdots \\
& \vdots \\
& + F1LY5 & F1LY11 & F1LY12 & F1LY13 & F1LY14 \\
\text{TO}_F2X & = F2LX1 & F2LX2 & F2LX3 & F2LX4
\end{align*}
\]
TO_F2Y = F2LY1 & F2LY2 & F2LY3 & F2LY4
        + F2LY2 & F2LY3 & F2LY4 & F2LY5
        + F2LY3 & F2LY4 & F2LY5 & F2LY6
        : 
        : 
        + F2LY11 & F2LY12 & F2LY13 & F2LY14

TO_F3X = F3LX1 & F3LX2 & F3LX3
        + F3LX2 & F3LX3 & F3LX4
        + F3LX3 & F3LX4 & F3LX5
        : 
        : 
        + F3LX12 & X13 & F3LX14

TO_F3Y = F3LY1 & F3LY2 & F3LY3
        + F3LY2 & F3LY3 & F3LY4
        + F3LY3 & F3LY4 & F3LY5
        : 
        : 
        + F3LY12 & F1LY13 & F3LY14

TO_F4X = F4LX1 & F4LX2
        + F4LX2 & F4LX3
        + F4LX3 & F4LX4
        : 
        : 
        + F4LX13 & F4LX14

TO_F4Y = F4LY1 & F4LY2
        + F4LY2 & F4LY3
        + F4LY3 & F4LY4
\[
LTO = TO_{F1X} + TO_{F1Y} \\
+ TO_{F2X} + TO_{F2Y} \\
+ TO_{F3X} + TO_{F3Y} \\
+ TO_{F4X} + TO_{F4Y}
\]

Note: LTO is assigned to one of the front panel NIM outputs on Lemo connector

\[
\text{LAM\_ENABLE\_SET} = N \& A(0) \& F(26) \\
\text{LAM\_ENABLE\_RESET} = N \& A(0) \& F(24) + Z\ S2
\]

\[
\text{LAM\_REQ.D} = 1 \\
\text{LAM\_REQ.CLK} = /FTO \\
\text{LAM\_REQ.RESET} = N \& A(0) \& F(10) + ZS2
\]

\[
\text{LAM} = \text{LAM\_REQ} \& \text{LAM\_ENABLE}
\]

\[
\text{FTO} = \text{LTO} \& /\text{LAM}
\]

Note: FTO is assigned to three of the front panel NIM outputs on Lemo connectors

\[
Q = \text{LAM} \ (\text{CAMAC command } N \& A(0) \& F(8))
\]

**LAM LOGIC:**

Final LAM signal is sent on CAMAC bus when FTO is generated and LAM is enabled through CAMAC command N \& A(0) \& F(26). LAM can be disabled through CAMAC command N \& A(0) \& F(24) and reset through CAMAC command N \& A 0) \& F(10). Once LAM is generated and till it is cleared, another event will generate only LTO and not FTO.
MASK LOGIC

Mask registers are provided to individually enable / disable inputs from taking part in the coincidence. After power-on all channels are masked. According to the bits in the mask corresponding inputs will be masked (bit =0) or unmasked (bit = 1). The Mask registers are 8 bit wide and the bits assignment is as follows:

F1X8 – F1X1 mask register
N & A(0) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LX8</td>
<td>F1LX7</td>
<td>F1LX6</td>
<td>F1LX5</td>
<td>F1LX4</td>
<td>F1LX3</td>
<td>F1LX2</td>
<td>F1LX1</td>
</tr>
</tbody>
</table>

F1Y2– F1X9 mask register
N & A(1) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LY2</td>
<td>F1LY1</td>
<td>F1LX14</td>
<td>F1LX13</td>
<td>F1LX12</td>
<td>F1LX11</td>
<td>F1LX10</td>
<td>F1LX9</td>
</tr>
</tbody>
</table>
F1Y10–F1Y3 mask register
N & A(2) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LY10</td>
<td>F1LY9</td>
<td>F1LY8</td>
<td>F1LY7</td>
<td>F1LY6</td>
<td>F1LY5</td>
<td>F1LY4</td>
<td>F1LY3</td>
</tr>
</tbody>
</table>

F2X4 – F1Y11 mask register
N & A(3) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LX4</td>
<td>F2LX3</td>
<td>F2LX2</td>
<td>F2LX1</td>
<td>F1LY14</td>
<td>F1LY13</td>
<td>F1LY12</td>
<td>F1LY11</td>
</tr>
</tbody>
</table>

F2X12 - F2X5 mask register
N & A(4) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LX12</td>
<td>F2LX11</td>
<td>F2LX10</td>
<td>F2LX9</td>
<td>F2LX8</td>
<td>F2LX7</td>
<td>F2LX6</td>
<td>F2LX5</td>
</tr>
</tbody>
</table>

F2Y6 – F2X13 mask register
N & A(5) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LY6</td>
<td>F2LY5</td>
<td>F2LY4</td>
<td>F2LY3</td>
<td>F2LY2</td>
<td>F2LY1</td>
<td>F2LX14</td>
<td>F2LX13</td>
</tr>
</tbody>
</table>

F2LY14 – F2LY7 mask register
N & A(6) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LY14</td>
<td>F2LY13</td>
<td>F2LY12</td>
<td>F2LY11</td>
<td>F2LY10</td>
<td>F2LY9</td>
<td>F2LY8</td>
<td>F2LY7</td>
</tr>
</tbody>
</table>

F3X8 – F3X1 mask register
N & A(7) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3LX8</td>
<td>F3LX7</td>
<td>F3LX6</td>
<td>F3LX5</td>
<td>F3LX4</td>
<td>F3LX3</td>
<td>F3LX2</td>
<td>F3LX1</td>
</tr>
</tbody>
</table>

F3Y2– F3X9 mask register
N & A(8) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3LY2</td>
<td>F3LY1</td>
<td>F3LX14</td>
<td>F3LX13</td>
<td>F3LX12</td>
<td>F3LX11</td>
<td>F3LX10</td>
<td>F3LX9</td>
</tr>
</tbody>
</table>
F3Y10–F3Y3 mask register
N & A(9) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3LY10</td>
<td>F3LY9</td>
<td>F3LY8</td>
<td>F3LY7</td>
<td>F3LY6</td>
<td>F3LY5</td>
<td>F3LY4</td>
<td>F3LY3</td>
</tr>
</tbody>
</table>

F4X4 – F3Y11 mask register
N & A(10) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LX4</td>
<td>F4LX3</td>
<td>F4LX2</td>
<td>F4LX1</td>
<td>F3LY14</td>
<td>F3LY13</td>
<td>F3LY12</td>
<td>F3LY11</td>
</tr>
</tbody>
</table>

F4X12 – F4X5 mask register
N & A(11) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LY12</td>
<td>F4LY11</td>
<td>F4LY10</td>
<td>F4LY9</td>
<td>F4LY8</td>
<td>F4LY7</td>
<td>F4LY6</td>
<td>F4LY5</td>
</tr>
</tbody>
</table>

F4Y6 – F4X13 mask register
N & A(12) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LY6</td>
<td>F4LY5</td>
<td>F4LY4</td>
<td>F4LY3</td>
<td>F4LY2</td>
<td>F4LY1</td>
<td>F4LY14</td>
<td>F4LY13</td>
</tr>
</tbody>
</table>

F4LY14 – F4LY7 mask register
N & A(13) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LY14</td>
<td>F4LY13</td>
<td>F4LY12</td>
<td>F4LY11</td>
<td>F4LY10</td>
<td>F4LY9</td>
<td>F4LY8</td>
<td>F4LY7</td>
</tr>
</tbody>
</table>

The blocking of respective input works as follows:

F(17)A(n)W(n)=1
F(17)A(n)W(n)=0 or Z

[Diagram showing the blocking process]
If mask is set, then the respective input does not take part in the trigger logic, but allows the other inputs to decide the coincidence. Once mask is set the respective input is always treated as 1. On POWER and Z, all masks are set but no trigger will be generated. All inputs to be unmasked. Only ones which are no working should be masked.

Mask for intermediate trigger
N & A(14) & F(17) with data bits as shown:

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4Y</td>
<td>F3Y</td>
<td>F2Y</td>
<td>F1Y</td>
<td>F4X</td>
<td>F3X</td>
<td>F2X</td>
<td>F1X</td>
</tr>
</tbody>
</table>

The blocking of respective intermediate trigger works as follows:

If mask is set, then the respective intermediate trigger does not take part in further trigger logic, but allows the other intermediate trigger inputs to decide the coincidence. Once mask is set the respective input is always treated as 0. On POWER and Z, all masks are set but no trigger will be generated. All intermediate triggers should be unmasked. Masking any one will not block the trigger logic.

**Pulse width on front panel LTO and FTO:**

N & A(15) & F(17) W(4-1)
Width in term of multiples of clock (50ns) specified by W in range 1 to 7. Default value is 6. The leading edge of the LTO and FTO signals starts with the leading edge of coincidence overlap (after the propagation delay involved in the trigger logic) and the width will vary from set to one additional clock jitter.

**CAMAC_OUTPUT**

**Multiplicity logic:** All the inputs to be latched with LTO. Will be cleared with All multiplicity register clear .CLEAR (N & A(1) F(10))

The input pattern can be read as follows:

Read Command N & A (0) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LY2</td>
<td>F1LY1</td>
<td>F1LY14</td>
<td>F1LY13</td>
<td>F1LY12</td>
<td>F1LY11</td>
<td>F1LY10</td>
<td>F1LY9</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LX8</td>
<td>F1LX7</td>
<td>F1LX6</td>
<td>F1LX5</td>
<td>F1LX4</td>
<td>F1LX3</td>
<td>F1LX2</td>
<td>F1LX1</td>
</tr>
</tbody>
</table>

Read Command N & A (1) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LY4</td>
<td>F2LY3</td>
<td>F2LY2</td>
<td>F2LY1</td>
<td>F1LY14</td>
<td>F1LY13</td>
<td>F1LY12</td>
<td>F1LY11</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1LY10</td>
<td>F1LY9</td>
<td>F1LY8</td>
<td>F1LY7</td>
<td>F1LY6</td>
<td>F1LY5</td>
<td>F1LY4</td>
<td>F1LY3</td>
</tr>
</tbody>
</table>

Read Command N & A (2) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2LY6</td>
<td>F2LY5</td>
<td>F2LY4</td>
<td>F2LY3</td>
<td>F2LY2</td>
<td>F2LY1</td>
<td>F2LY14</td>
<td>F2LY13</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Read Command N & A (3) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3LX8</td>
<td>F3LX7</td>
<td>F3LX6</td>
<td>F3LX5</td>
<td>F3LX4</td>
<td>F3LX3</td>
<td>F3LX2</td>
<td>F3LX1</td>
</tr>
</tbody>
</table>

Read Command N & A (4) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3LY10</td>
<td>F3LY9</td>
<td>F3LY8</td>
<td>F3LY7</td>
<td>F3LY6</td>
<td>F3LY5</td>
<td>F3LY4</td>
<td>F3LY3</td>
</tr>
</tbody>
</table>

Read Command N & A (5) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LX12</td>
<td>F4LX11</td>
<td>F4LX10</td>
<td>F4LX9</td>
<td>F4LX8</td>
<td>F4LX7</td>
<td>F4LX6</td>
<td>F4LX5</td>
</tr>
</tbody>
</table>

Read Command N & A (6) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>F4LY14</td>
<td>F4LY13</td>
<td>F4LY12</td>
<td>F4LY11</td>
<td>F4LY10</td>
<td>F4LY9</td>
<td>F4LY8</td>
<td>F4LY7</td>
</tr>
<tr>
<td>F4LY6</td>
<td>F4LY5</td>
<td>F4LY4</td>
<td>F4LY3</td>
<td>F4LY2</td>
<td>F4LY1</td>
<td>F4LY14</td>
<td>F4LY13</td>
</tr>
</tbody>
</table>
Read Command N & A (7) & F (0) with data bits as shown

<table>
<thead>
<tr>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>TO_F4Y</td>
<td>TO_F3Y</td>
<td>TO_F2Y</td>
<td>TO_F1Y</td>
<td>TO_F4X</td>
<td>TO_F3X</td>
<td>TO_F2X</td>
<td>TO_F1X</td>
</tr>
</tbody>
</table>

**Scalars:** LTO, TO_F1X, TO_F2X, TO_F3X, TO_F4X, TO_F1Y, TO_F2Y, TO_F3Y, TO_F4Y. These are 16 bit counters (except LTO which is 24 bit counter) and will enable on CAMAC command N & A (1) & F (26) and will disable on CAMAC command N & A (1) & F (24) readable on CAMAC bus using CAMAC commands as follows:

Read Scalar_LTO_low -> N & A(14) & F(2)
Read Scalar_LTO_high -> N & A(15) & F(2)  (bits 8 - 15 are 0)

Read Scalar_Lam_width_low -> N & A(12) & F(2)
Read Scalar_LAM_width_high -> N & A(13) & F(2)  (bits 8 - 15 are 0)

Read Scalar_TO_F1X -> N & A(0) & F(2)
Read Scalar_TO_F2X -> N & A(1) & F(2)
Read Scalar_TO_F3X -> N & A(2) & F(2)
Read Scalar_TO_F4X -> N & A(3) & F(2)
Read Scalar_TO_F1Y -> N & A(4) & F(2)
Read Scalar_TO_F2Y -> N & A(5) & F(2)
Read Scalar_TO_F3Y -> N & A(6) & F(2)
Read Scalar_TO_F4Y -> N & A(7) & F(2)

These scalars can be cleared by individual commands or a common command as follows:

Reset Scalar_LTO -> N & A(14) & F(11)
Read Scalar_Lam_width-> N & A(12) & F(2)

Reset Scalar_TO_F1X -> N & A(0) & F(11)
Reset Scalar_TO_F2X -> N & A(1) & F(11)
Reset Scalar_TO_F3X -> N & A(2) & F(11)
Reset Scalar_TO_F4X -> N & A(3) & F(11)
Reset Scalar_TO_F1Y -> N & A(4) & F(11)
Reset Scalar_TO_F2Y -> N & A(5) & F(11)
Reset Scalar_TO_F3Y -> N & A(6) & F(11)
Reset Scalar_TO_F4Y -> N & A(7) & F(11)

Reset ScalarsAll  -> N & A(15) & F(11)

Total of 10 scalars. Scalars on LTO and LAM_width are 24bit. Others are 16bits.

**Status of control signal:** The status of control signals like I, LAM, Q, X can be read on

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>I</td>
<td>LAM</td>
<td>Q</td>
<td>X</td>
</tr>
</tbody>
</table>

CAMAC command N & A(1) & F(1). The bit pattern is as follows,

**General:** Upon POWER_ON and command Z, the module will be in clear state i.e. LAM_REQ will be cleared, LAM_ENABLE will be reset, scalers will be cleared Multiplicity Latched input registers will be zero.
All input masks are set.

Command accepted signal X is generated on each implemented CAMAC command as listed in this manual.

Commands C and I have not been implemented and have no effect on the module.
CAMAC TRIGGER GENERATOR for INO, INO_CTG

Application_note

This note gives a guide on the use of the module. It describes the connector details, input interconnections and CAMAC commands. It will serve as a ready reference.

Front panel diagram:
Connector details

There are two boards, one base board which has the CFMFC PC edge connector and one piggy board which connects to the base board via a 60 pin FRC cable. Connectors J1 and J2 on the piggy board, connectors J4 and J5 are on the base-board and connectors J3 on both the boards for interconnection.
<table>
<thead>
<tr>
<th>J1</th>
<th>J2</th>
<th>J4</th>
<th>J5</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1.31</td>
<td>F1LY2+</td>
<td>J2.31</td>
<td>F2LY2+</td>
</tr>
<tr>
<td>J1.32</td>
<td>F1LY2-</td>
<td>J2.32</td>
<td>F2LY2-</td>
</tr>
<tr>
<td>J1.33</td>
<td>F1LY3+</td>
<td>J2.33</td>
<td>F2LY3+</td>
</tr>
<tr>
<td>J1.34</td>
<td>F1LY3-</td>
<td>J2.34</td>
<td>F2LY3-</td>
</tr>
<tr>
<td>J1.35</td>
<td>F1LY4+</td>
<td>J2.35</td>
<td>F2LY4+</td>
</tr>
<tr>
<td>J1.36</td>
<td>F1LY4-</td>
<td>J2.36</td>
<td>F2LY4-</td>
</tr>
<tr>
<td>J1.37</td>
<td>F1LY5+</td>
<td>J2.37</td>
<td>F2LY5+</td>
</tr>
<tr>
<td>J1.38</td>
<td>F1LY5-</td>
<td>J2.38</td>
<td>F2LY5-</td>
</tr>
<tr>
<td>J1.40</td>
<td>F1LY6-</td>
<td>J2.40</td>
<td>F2LY6-</td>
</tr>
<tr>
<td>J1.41</td>
<td>F1LY7+</td>
<td>J2.41</td>
<td>F2LY7+</td>
</tr>
<tr>
<td>J1.42</td>
<td>F1LY7-</td>
<td>J2.42</td>
<td>F2LY7-</td>
</tr>
<tr>
<td>J1.43</td>
<td>F1LY8+</td>
<td>J2.43</td>
<td>F2LY8+</td>
</tr>
<tr>
<td>J1.44</td>
<td>F1LY8-</td>
<td>J2.44</td>
<td>F2LY8-</td>
</tr>
<tr>
<td>J1.45</td>
<td>F1LY9+</td>
<td>J2.45</td>
<td>F2LY9+</td>
</tr>
<tr>
<td>J1.46</td>
<td>F1LY9-</td>
<td>J2.46</td>
<td>F2LY9-</td>
</tr>
<tr>
<td>J1.47</td>
<td>F1LY10+</td>
<td>J2.47</td>
<td>F2LY10+</td>
</tr>
<tr>
<td>J1.48</td>
<td>F1LY10-</td>
<td>J2.48</td>
<td>F2LY10-</td>
</tr>
<tr>
<td>J1.49</td>
<td>F1LY11+</td>
<td>J2.49</td>
<td>F2LY11+</td>
</tr>
<tr>
<td>J1.50</td>
<td>F1LY11-</td>
<td>J2.50</td>
<td>F2LY11-</td>
</tr>
<tr>
<td>J1.51</td>
<td>F1LY12+</td>
<td>J2.51</td>
<td>F2LY12+</td>
</tr>
<tr>
<td>J1.52</td>
<td>F1LY12-</td>
<td>J2.52</td>
<td>F2LY12-</td>
</tr>
<tr>
<td>J1.53</td>
<td>F1LY13+</td>
<td>J2.53</td>
<td>F2LY13+</td>
</tr>
<tr>
<td>J1.54</td>
<td>F1LY13-</td>
<td>J2.54</td>
<td>F2LY13-</td>
</tr>
<tr>
<td>J1.55</td>
<td>F1LY14+</td>
<td>J2.55</td>
<td>F2LY14+</td>
</tr>
<tr>
<td>J1.56</td>
<td>F1LY14-</td>
<td>J2.56</td>
<td>F2LY14-</td>
</tr>
<tr>
<td>J1.57</td>
<td>GND</td>
<td>J2.57</td>
<td>GND</td>
</tr>
<tr>
<td>J1.58</td>
<td>GND</td>
<td>J2.58</td>
<td>GND</td>
</tr>
<tr>
<td>J1.59</td>
<td>GND</td>
<td>J2.59</td>
<td>GND</td>
</tr>
<tr>
<td>J1.60</td>
<td>GND</td>
<td>J2.60</td>
<td>GND</td>
</tr>
<tr>
<td></td>
<td>J1</td>
<td>J2</td>
<td>J4</td>
</tr>
<tr>
<td>---</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>J1.1</td>
<td>F1LX1+</td>
<td>J2.1</td>
<td>F2LX1+</td>
</tr>
<tr>
<td>J1.2</td>
<td>F1LX1-</td>
<td>J2.2</td>
<td>F2LX1-</td>
</tr>
<tr>
<td>J1.3</td>
<td>F1LX2+</td>
<td>J2.3</td>
<td>F2LX2+</td>
</tr>
<tr>
<td>J1.4</td>
<td>F1LX2-</td>
<td>J2.4</td>
<td>F2LX2-</td>
</tr>
<tr>
<td>J1.5</td>
<td>F1LX3+</td>
<td>J2.5</td>
<td>F2LX3+</td>
</tr>
<tr>
<td>J1.6</td>
<td>F1LX3-</td>
<td>J2.6</td>
<td>F2LX3-</td>
</tr>
<tr>
<td>J1.7</td>
<td>F1LX4+</td>
<td>J2.7</td>
<td>F2LX4+</td>
</tr>
<tr>
<td>J1.8</td>
<td>F1LX4-</td>
<td>J2.8</td>
<td>F2LX4-</td>
</tr>
<tr>
<td>J1.9</td>
<td>F1LX5+</td>
<td>J2.9</td>
<td>F2LX5+</td>
</tr>
<tr>
<td>J1.10</td>
<td>F1LX5-</td>
<td>J2.10</td>
<td>F2LX5-</td>
</tr>
<tr>
<td>J1.11</td>
<td>F1LX6+</td>
<td>J2.11</td>
<td>F2LX6+</td>
</tr>
<tr>
<td>J1.12</td>
<td>F1LX6-</td>
<td>J2.12</td>
<td>F2LX6-</td>
</tr>
<tr>
<td>J1.13</td>
<td>F1LX7+</td>
<td>J2.13</td>
<td>F2LX7+</td>
</tr>
<tr>
<td>J1.14</td>
<td>F1LX7-</td>
<td>J2.14</td>
<td>F2LX7-</td>
</tr>
<tr>
<td>J1.15</td>
<td>F1LX8+</td>
<td>J2.15</td>
<td>F2LX8+</td>
</tr>
<tr>
<td>J1.16</td>
<td>F1LX8-</td>
<td>J2.16</td>
<td>F2LX8-</td>
</tr>
<tr>
<td>J1.17</td>
<td>F1LX9+</td>
<td>J2.17</td>
<td>F2LX9+</td>
</tr>
<tr>
<td>J1.18</td>
<td>F1LX9-</td>
<td>J2.18</td>
<td>F2LX9-</td>
</tr>
<tr>
<td>J1.19</td>
<td>F1LX10+</td>
<td>J2.19</td>
<td>F2LX10+</td>
</tr>
<tr>
<td>J1.20</td>
<td>F1LX10-</td>
<td>J2.20</td>
<td>F2LX10-</td>
</tr>
<tr>
<td>J1.21</td>
<td>F1LX11+</td>
<td>J2.21</td>
<td>F2LX11+</td>
</tr>
<tr>
<td>J1.22</td>
<td>F1LX11-</td>
<td>J2.22</td>
<td>F2LX11-</td>
</tr>
<tr>
<td>J1.23</td>
<td>F1LX12+</td>
<td>J2.23</td>
<td>F2LX12+</td>
</tr>
<tr>
<td>J1.24</td>
<td>F1LX12-</td>
<td>J2.24</td>
<td>F2LX12-</td>
</tr>
<tr>
<td>J1.25</td>
<td>F1LX13+</td>
<td>J2.25</td>
<td>F2LX13+</td>
</tr>
<tr>
<td>J1.26</td>
<td>F1LX13-</td>
<td>J2.26</td>
<td>F2LX13-</td>
</tr>
<tr>
<td>J1.27</td>
<td>F1LX14+</td>
<td>J2.27</td>
<td>F2LX14+</td>
</tr>
<tr>
<td>J1.28</td>
<td>F1LX14-</td>
<td>J2.28</td>
<td>F2LX14-</td>
</tr>
<tr>
<td>J1.29</td>
<td>F1LY1+</td>
<td>J2.29</td>
<td>F2LY1+</td>
</tr>
<tr>
<td>J1.30</td>
<td>F1LY1-</td>
<td>J2.30</td>
<td>F2LY1-</td>
</tr>
</tbody>
</table>
CAMAC commands:

For INO_TEST module

Z,C reset module
F(26)A(0) Disable O/P
F(24)A(0) enable O/P
F(16)A(0) enable or Disable coincidence pattern out of 5 O/P
Example
COMMAND  F(24)A(0)
Write DATA 1F
COMMAND F(16)A(0) will enable all 5 O/P

For INO module

Initialize, Z: Set LAM mask, clear LAM, clear multiplicity register, clear scalers

F(0)A(0-7): Read multiplicity registers

F(1)A(1): Read status

F(2)A(0-7): read scalers on intermediate coincidences

F(2)A(14-15): read LTO scaler

F(2)A(12-13): read LAM width scaler

F(8)A(0): Test LAM; Q=0 if LAM set

F(10)A(0): Clear LAM

F(11)A(0-15): clear scalers

F(17)A(0-13): set/reset input mask; 1 = set; 0 = reset
F(17)A(14): set/reset mask register for intermediate coincidence, $1 = \text{set}; 0 = \text{reset}$

F(17)A(15): set LTO / FTO width

F(24)A(0): set LAM mask, disable LAM

F(26)A(0): reset LAM mask, enable LAM
Recommended sequence of commands:

After POWER_ON or any other time to reinitialize the module:
- Initialize, Z
- Set input mask registers
- Enable LAM

After receiving LAM:
- Read multiplicity registers
- Clear multiplicity registers
- Clear LAM

To estimate the system dead time
- Read LAM width scaler
- Clear LAM width scaler

To estimate the input event rate
- Read trigger scalers
- Clear trigger scalers

Sample programs for the CAMAC spy program

1. Enable all inputs, reset masks: for details of bit map, see user manual

- Write data = 255
- \text{NAF} = \text{N 0 17}
- Write data = 255
- \text{NAF} = \text{N 1 17}
- Write data = 255
- \text{NAF} = \text{N 2 17}
- Write data = 255
- \text{NAF} = \text{N 3 17}
- write data = 255
- \text{NAF} = \text{N 4 17}
Write data = 255
NAF = N 5 17
Write data = 255
NAF = N 6 17
Write data = 255
NAF = N 7 17
Write data = 255
NAF = N 8 17
Write data = 255
NAF = N 9 17
Write data = 255
NAF = N 10 17
Write data = 255
NAF = N 11 17
Write data = 255
NAF = N 12 17
Write data = 255
NAF = N 13 17
Write data = 255
NAF = N 14 17
Write data = 255

2. Disable all inputs, reset masks: for details of bit map see user manual

Write data = 0
NAF = N 0 17
Write data = 0
NAF = N 1 17 0
Write data = 0
NAF = N 2 17 0
Write data = 0
NAF = N 3 17 0
Write data = 0
NAF = N 4 17 0
Write data = 0
NAF = N 5 17 0
Write data = 0
NAF = N 6 17 0
Write data = 0
NAF = N 7 17 0
Write data = 0
NAF = N 8 17 0
Write data = 0
NAF = N 9 17 0
Write data = 0
NAF = N 10 17 0
Write data = 0
NAF = N 11 17 0
Write data = 0
NAF = N 12 17 0
Write data = 0
NAF = N 13 17 0
Write data = 0
NAF = N 14 17 0

3. Disabling a specific input: for ex. Input F3LX1

Write data = 254
NAF = N 7 17

*This enables all the other inputs in this group*

4. Enabling a specific input: for ex. Input F3LX1

Write data = 1
NAF = N 7 17

*This disables all the other inputs in this group*

If it is required to enable or disable a specific input without disturbing others in the group, then the previous value of the group must be preserved and only that bit should be modified. In the above example, if the group mask is defined as MASK8 then it should be modified as

MASK8 = MASK8 (bit wise AND) 0xFE to enable
and
MASK8 = MASK8 (bit wise OR) 0x01 to disable

5. Reading multiplicity registers

NAF = N 0 26 ; enable LAM
Wait for LAM
NAF = N 0 0
Read data
NAF = N 1 0
Read data
NAF = N 2 0
Read data
NAF = N 3 0
Read data
NAF = N 4 0
Read data
NAF = N 5 0
Read data
NAF = N 6 0
Read data
NAF = N 7 0
Read data
NAF = N 0 10; reset LAM

6. Reading scalers:

NAF = N 0 2
Read data
NAF = N 1 2
Read data
NAF = N 2 2
Read data
NAF = N 3 2
Read data
NAF = N 4 2
Read data
NAF = N 5 2
Read data
NAF = N 6 2
Read data
NAF = N 7 2
Read data
NAF = N 12 2; read LAM width scaler low
Read data
NAF = N 13 2; read LAM width scaler high
Read data
NAF = N 14 2; read LTO scaler low
Read data
NAF = N 15 2; read LTO scaler high
Read data
CAMAC TRIGGER GENERATOR for INO, INO_CTG

Test setup and observations

Test setup:

As the inputs to the INO_CTG module are LVDS logic signal which are not available from any standard logic source, a special CAMAC module was developed to generate the required test signal. The highest fold of coincidence is 5 on 1fold signal from the first layer, thus this test module generates 5 separate signals. These five signals can be individually masked so as to facilitate the coincidence logic of the INO_CTG module. These five signals are in two groups of two and three signals. Two free running signal sources are built-in in the tset module with the width as well as overlap of these two signals groups settable using front panel pots. This allows the testing of the minimum overlap required to generate final trigger. The five signals can be individually connected to any of the 112 inputs using a specially made cable with 10 pin FRC connector on one end and five individual pairs on the other.

A block schematic of the test setup is as shown:

Step by step procedure for field testing of the module using CAMAC test module:

1. Adjust the widths and overlaps of the output signals of the test module as per required test stimulus.
2. Connect the five outputs to the required inputs of the INO_CTG module.
3. Enable the test module by enabling and unmasking its five output
4. Run test programs to test various features of the INO_CTG module as detailed in the application note.
5. Checking multiplicity logic:
   a. To test two fold coincidence, first connect only one input to one of the four-fold input and check that no coincidence is generated.
   b. With this connection itself, mask-off the neighboring input so that this will now form a coincidence condition. Check if trigger is generated. LTO, FTO and LAM should be generated. Also the multiplicity registers read should be correct.
   c. In similar way, check the two fold for other four-fold inputs.
   d. Following similar steps check three, four and five fold coincidences.

6. In all of the above tests check if LAM enable, disable and reset works correctly. When LAM is set on trigger and is disabled, it will be removed from the CAMAC bus. But will be reasserted when it is enabled. Whereas resetting LAM will clear the LAM request register and enabling or disabling it will have no effect on the LAM on CAMAC bus.

7. In all of the above tests, check if the respective scalers are read correctly.

8. Also check the LAM width scaler. It indicates the system dead-time. To test this feature, connect inputs so that trigger will happen. Enable the respective inputs. Wait for LAM, then put a varying delay before clearing LAM. Now read the LAM width scaler. With different values for the delay this should give appropriate value.

Test program for checking LAM width scaler:

```
Wait for LAM
Delay (time value)
NAF = N0 10 ; reset LAM
NAF = N12 2
Read data
NAF = N13 2
Read data
```

9. Set different values for LTO / FTO widths and check the output
Observations:

The module has been tested for all its functionality as listed as below and is found to be working as required.

Minimum overlap to detect coincidence

Propagation delay from input to output
Feedback notes